Abstract-A universal digital PFC current-sensorless controller based on control of estimated current is presented. Parasitic elements cause a small difference between the measured input voltage and the voltage across the inductance in a boost converter, which must be taken into account to estimate the input current in a sensorless PFC digital controller. To compensate for the deviation caused by the parasitic elements, and so minimize the current estimation error, the article proposes a digital feedback control technique that cancels the time difference between DCM operation time of the real input current (T 
INTRODUCTION
Since the complexity of analog-to-digital conversion (ADC) of current is greater than in the case of voltage conversion, current sampling in digitally-controlled highfrequency switched-mode power supplies is an issue that has received many authors' attention. A resistive sensor is the most frequently adopted solution for current sampling. The power dissipated by this resistor causes a hot spot in the converter, as is shown in Fig. 1 . The first criteria in determining the resistor's value is often the gain of the amplifier stage ( Fig. 2 ) [1] . Furthermore, the current ADC must have a high bandwidth, increasing the cost in comparison with the voltage ADCs. Focused on proposing cost-effective solutions without losing performance, current estimation techniques based on voltage measurements are presented in [2] [3] [4] and [5] for singlephase and multiphase converter applications respectively. For PFC applications, approaches like [6] [7] [8] [9] [10] [11] [12] [13] propose the elimination of the traditionally required analog-to-digital conversions. Different authors have presented approaches for boost sensorless PFC controllers [10] [11] [12] [13] in which parasitic elements are measured and taken into account in the controller to compensate for their effects. This work is based on [6, 7] where the input rebuilding concept is used. The variable voltseconds (vs L ) across the inductance is estimated in each switching period, and a small error (current estimation error) per switching period, accumulated over the half line cycle, causes current distortion. The aim of this paper is to study the influence of the parasitic elements and propose a feedback control technique to compensate for the unmeasured voltsecond estimation error. This paper is organized as follows. The influence of the parasitic elements in a PFC boost converter with current rebuilding controller [6, 7] is studied in Section II. Section III discusses the compensation of these parasitic elements. Section IV presents an auxiliary circuit for DCM detection that is used in a new feedback correction of the estimation error, presented in Section V. Experimental results are presented in Section VI for a 1 kW boost converter under different input voltages and power loads, finalizing with conclusions. Figure 2 . Left: Typical PFC scheme with digital control and current sensor. Right: Analog-to-digital conversion circuit for the input current.
II. INFLUENCE OF PARASITIC ELEMENTS IN CURRENT

ESTIMATION
The nonlinear-carrier (NLC) control technique [14] is used in this digital controller. The carrier signal and the variable estimated, the (rebuilt) input current i inreb , are compared to define the duty cycle in each switching period. The average rebuilt current in each switching period follows the input voltage. The current estimation error due to drive signal's delay effect is analyzed in [6] and a feed-forward compensation is presented in [7] for a Boost converter. Figure 3 shows the diagram of a boost converter with the most relevant parasitic elements whose effect is not taken into account in the feedforward compensation. The digital input and output voltages, v in adc and v o adc , are used to estimate the input current. According to Fig. 3 and considering the ADC conversion bin, q ADC , ideally identical for the input and output voltages (q ADC =1 V/bit), the expressions that define inductor current (i in ) variation during ON (Δi on ) and OFF (Δi off ) state are (1) and (2), respectively.
where r L is the equivalent series resistor of the inductor, V FD is the diode conduction voltage, r dson is the on-state MOSFET resistor, d represents the duty cycle and T sw the switching period. The average voltage drop in the parasitic elements in each switching period T sw , is: 1
The duty cycle command in the NLC control is given by d = 1 -v in /v o , so (3) can be rewritten as: 
The volt-second deviations caused by the parasitic elements depend on the components/devices used in the converter, the temperature, the switching frequency, etc; which in turn varies with the power (P IN ).
The input rebuilding concept is presented in [6] and [7] . Neglecting the influence of parasitic elements, (6) and (7) are the equations implemented in the digital device to estimate the input current.
It can be observed that the average voltage across the inductor from (1) and (2) <v par > Tsw , is less than the value estimated in (6) and (7) . This small error is accumulated in each switching period over the half-line cycle resulting in a low power factor. Since i in is less than the estimated i inreb , the voltage loop increases i in and i inreb to assure the expected output power. 
A. Modifying the input voltage value, v in adc
With the v dig signal, the digital value that emulates the input voltage v in adc is decreased, resulting in v in adc* that is used to rebuild the input current in equations (6) and (7), substituting v in adc for v in adc* , and v o adc is not modified ( 8 ) The value of v dig that compensates for the effects of the parasitic elements is obtained from (5) ( 9 ) With this option, v dig has to be proportional to the input voltage, v in . Assuming a pure sinusoidal input voltage √2
, the effect of total parasitic elements is compensated if the digital control introduces a digital signal whose amplitude, V dig is given by (10) .
This proposal includes the case in which v in adc* is fully synthesized by the digital circuit and its amplitude is controlled to compensate for the effect of the parasitic elements.
B. Modifying the output voltage value, v o adc
In this second option, the digital value that emulates the output voltage v o adc is increased, resulting in v o adc*
, which is used to rebuild the input current in equations (6) and (7), and v in adc is not modified.
The average compensation voltage v dig , in each switching period T sw , is given by (12) for the PFC boost converter operating in (CCM) with NLC control,
The value of v dig that compensates for the effects of the parasitic elements is obtained comparing (5) and (12): (13) With this alternative, the effect of parasitic elements can be compensated with a constant value (v dig =V dig ). In comparison with the first alternative, this compensation is not dependent on the input voltage waveform and therefore is robust in the presence of input voltage distortion. Furthermore, no zero crossing detector circuit and phase-locked loop are needed, so the control algorithm is less complex. Therefore, this second option is implemented in the digital controller. 
IV. DISCONTINUOUS CONDUCTION AUXILIARY DETECTION CIRCUIT
As was shown in Fig. 4 , the time in which discontinuous conduction mode (DCM) occurs is a parameter that enables the detection of discrepancy between i inreb and i in . In the case shown in Fig. 2 , this time is T in DCM for i in , while it is nearly zero for i inreb .
An auxiliary circuit that is capable of determining the converter's mode of operation (CCM or DCM) is presented in this work. Figure 7 shows the hardware architecture (Fig. 7a ) and the circuit behavior (Fig. 7b) . A digital signal DCMi in , indicates the converter operating mode by its logic level (e.g., DCMi in = '0' for CCM operation and DCMi in = '1' for DCM operation). This circuit, similar to the one described in [15] and [16] , compares the output voltage v o , with the MOSFET drain-to-source voltage v ds , adapted with two equal resistor dividers (R ds1 = R o1 , R ds2 = R o2 ), with an analog comparator. In CCM operation v ds = v o + V FD , (V FD is around 2 V and v o ≈ 400 V) during the whole OFF time, but this is not true in DCM operation. Assuming that both MOSFET and power diode are ideal, drain-to-source voltage v ds adopts the value of input voltage as soon as input current i in reaches zero. However, the inherited parasitic elements of the power switches cause oscillations in the drain-to-source voltage around v in [17] .
The comparator output signal x 1 , is registered at the beginning of the switching period using the on/off signal's rising edge, which is internally available in the digital device. If x 1 is high at this sample instant, the boost converter is operating in DCM (DCMi in = '1'). Conversely, if sample x 1 is low, the converter is operating in CCM (DCMi in = '0').
In the case of the digitally rebuilt input current i inreb , a signal indicates if i inreb =0 at the beginning of the switching period (DCM operation is estimated and DCMi inreb = '1') or not (CCM operation is estimated and DCMi inreb = '0') as is explained in [7] . 
V. FEEDBACK COMPENSATION OF THE DISCONTINUOUS CONDUCTION MODE TIME DISCREPANCY
The previous works [10] [11] [12] [13] , which also avoid input current measurement, propose a PFC digital control that includes the measurement of the parasitic elements (r L , V FD , r dson ) and applies a duty cycle command d, according to these elements. However, the parasitic elements' influence changes with the temperature, frequency and the components used in the PFC converter. Discontinuous conduction mode (DCM) appears near the input line zero crossings and the time difference between the DCMi in and DCMi inreb events, e DCM , is related to the current estimation error and the reduction in the power factor. Figure 8 shows the simulation waveforms for different values of V dig . An overcompensation of the parasitic elements' influence is presented in Fig. 8 .a, where (14) Fig. 8 .b. The total compensation is achieved if (14) is fulfilled. This case is shown in Fig. 8 
The on-state MOSFET resistor r dson , introduces a variable component in (14) , over the half line cycle is shown in the graph located in the middle, and the harmonic content of i in error is shown below (in blue) with the IEC 61000-3-2 class C limits (in red) for these power loads. All the current harmonics are caused by i in error . Despite using a constant value V dig to compensate for the parasitic elements' effect, it can be observed that the current harmonic limits are fulfilled and the simulated power factor value is 0.996. 
VI. EXPERIMENTAL RESULTS
A 1 kW boost converter with the proposed digital feedback loop has been built and tested. The circuit scheme corresponding to the experimental prototype is shown in Fig.  11 . The output voltage reference is 400 V dc with an input voltage ranging from 85 V rms to 250 V rms . The switching frequency is 70 kHz. To demonstrate the universality of the controller with feedback control, two different inductors have been built, and the results are achieved without modifying any parameter of the digital controller. The two inductors are shown in Fig. 12 . The first inductor has been built with a RM12-3C90 core, resulting in inductance L1= 1 mH and r L1 = 0.25 Ω. The second inductor has been built with a soft saturation Kool mμ core 77071. In this case, the inductance L2=1.5 mH and r L2 = 0.35 Ω. The output capacitor C = 220 uF, the MOSFET and diode used to build the prototype were a IRFP27N60K from International Rectified ™ with r dson = 0,18 Ω and a IDH12S60 from Infineon ™ with V FD = 1.7 V. The digital PFC controller and the feedback loop were described in VHDL and implemented on a Xilinx XC3S200E field programmable gate array (FPGA) of. A second order ad-hoc sigma delta ADC is used for the output voltage with a commercial TLV1572 serial 10-bit ADC for the input voltage to obtain the voltage data. Figure 13 shows the main waveforms of the DCM condition detection circuit for the real input current with R ds1 = R o ,= 1.2 MΩ and R ds2 = R o2 = 9.31 kΩ. The digital signal, DCMi inreb changes to '1' when the first DCM oscillation in the drain-to-source voltage occurs. It can be seen how experimental and theoretical waveforms (Fig. 7) are in good agreement. Table I for wide input voltage (from 85 V rms -60 Hz to 230 V rms -50 Hz) and output power ranges.
Measured THDi values are a little higher with L1 than with L2. This is due to the current dependent inductance of the inductor built with a soft saturation core [18] . The aim of using 
DCMi in
this inductance in the proposed controller is to demonstrate the behavior of the controller under two different conditions. The use of L2, on the one hand, introduces a non-linear behavior that produces higher current distortion as the current increases and, on the other hand, maintains the CCM operation for a higher load range. Despite this aspect, the experimental results have high power factor values for all the tested conditions. The behavior of the sensorless PFC boost controller under different distorted input voltages is shown in Fig. 18 . The time evolution of the e DCM value under a large load step down (970-640 W) is shown in Fig. 19 . After the peak error value which occurs when the load step is applied, the fine feedback compensation modifies the V dig amplitude, cancelling the DCM time error, reaching a steady-state condition with e DCM =0 in around six seconds.
VII. CONCLUSION
A universal current-sensorless controller for boost PFC stages operating in CCM has been presented. Making the most of the digital control capabilities, the traditional analog current sensing circuit is substituted by a simpler circuit (two resistor dividers and a comparator) which detects the DCM condition in the input current, translating the pulsated drain-to-source voltage into a digital signal. With this circuit, an indirect measurement of the current distortion is obtained by comparing the actual and estimated DCM times.
The effect of the parasitic elements in the input current estimation for sensorless power factor correction boost digital controllers operating in CCM has been analyzed. In this case, this current estimation is carried out by measuring the input, output and MOSFET drain-to-source voltages.
The error between the estimated and actual DCM periods close to the zero crossing of the input voltage is a key variable to accurately correct the error in the estimation of the input current and the consequent distortion. An auxiliary circuit detects the DCM condition in the input current comparing drain-to-source voltage with the output voltage during OFFtime.
A new feedback loop generates a digital signal to compensate for the influence of parasitic elements, modifying the output voltage measurement used to estimate the input current, and minimizing this DCM time error. This feedback loop autotunes the value of the digital signal when the converter operates in a wide load or voltage range. With this feedback loop, parasitic element values do not need to be measured, and are compensated for automatically. The proposed current-sensorless digital controller simplifies the design of PFC stages because it presents no dependence on its components.
Experimental results show a boost PFC converter under different load conditions achieving high power factor with a reliable performance. 
